

AD-A238 595

REPORT DOCUMENTATION

30
4-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing existing material, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (3704-0188), Washington, DC 20503.

1 AGENCY USE ONLY (Leave blank)		2 REPORT DATE June 1991		3 REPORT TYPE AND DATE COVERED Professional paper	
4 TITLE AND SUBTITLE InP AND InGaAs SUBMICRON GATE MICROWAVE POWER TRANSISTORS FOR 20 GHz APPLICATIONS				5 FUNDING NUMBERS PE: 0602234N PR: EE90 WU: DN 488778	
6 AUTHOR(S)				8 PERFORMING ORGANIZATION REPORT NUMBER	
7 PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Ocean Systems Center San Diego, CA 92152-5000				10 SPONSORING/MONITORING AGENCY REPORT NUMBER	
9 SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Naval Research Laboratory 4555 Overlook Ave S. W. Washington, DC 20375				11 SUPPLEMENTARY NOTES	
12a DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.				12b DISTRIBUTION CODE	
13 ABSTRACT (Maximum 200 words) InGaAs MISFETs with 0.7 μm gate lengths and 0.2 mm gate widths have demonstrated an output power density of 0.92 W/mm at 18 GHz with a corresponding power gain and power-added efficiency of 3.2 dB and 29%, respectively. At 20 GHz, an output power density of 0.79 W/mm was obtained with a corresponding gain and power-added efficiency of 3.0 dB and 23%, respectively.					
Published in <i>Proceedings Third International Conference on Indium Phosphide and Related Materials</i> , Apr 1991.					
14 SUBJECT TERMS semiconductor technology electro-optics/electronics heterojunction transistors indium phosphide mm-wave monolithic				15.1 N. Mon. Or. Agency 15.2 N. Mon. Or. Agency	
17 SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18 SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19 SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20 LIMITATION OF ABSTRACT SAME AS REPORT		

**Best
Available
Copy**

91-03897

QUALITY ASSURED

Accession For	
2110 GRail	<input checked="" type="checkbox"/>
DTIC Tab	<input type="checkbox"/>
Unclassified	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

Aixtron Corporation
Aachen, Germany

The depletion mode InGaAs MISFETs were fabricated on layers grown lattice matched on semi-insulating (SI) InP substrates using metal-

organic chemical vapor deposition (MOCVD). An InP buffer layer was grown unintentionally doped to a thickness of 0.2 μm . The thickness of the InGaAs active layer ($n = 2 - 3 \times 10^{17} \text{ cm}^{-3}$) was 0.3 μm . The layers were deposited using a horizontal, low pressure (2000 Pa) reactor. The In and Ga sources were trimethylindium (TMIn) and trimethylgallium (TMGa). The As and P sources were arsine (AsH_3) and phosphine (PH_3). The active layer doping was achieved using a diluted SiH_4 source. The growth temperature was 600 C. The growth rates for the InGaAs and InP layers were 2.9 $\mu\text{m/hr}$ and 1.3 $\mu\text{m/hr}$, respectively. The lattice parameter was $< \pm 5 \times 10^{-4}$. The InGaAs mobility at 300 K was 5500 $\text{cm}^2/\text{V sec}$.

For the device fabrication, the samples were initially cleaned using standard solvents, a DI water rinse, an $\text{HF:H}_2\text{O}$ solution, and a final DI water rinse. After the initial clean, a mesa etch was performed for device isolation using a $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ solution. Source/drain contacts (Au:Ge/Au) were then evaporated and defined using a liftoff process. The channel region was chemically recessed using a $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ solution.

A silicon oxide gate insulator was then plasma deposited to a thickness of 500 Å [4]. The films were deposited using a Technics PlanarEtch IIA plasma system modified for 13.56 MHz operation. The silicon dioxide films were deposited at a pressure of 350 mTorr using 50 W of rf power, a SiH_4 flow rate of 19 sccm, a N_2O flow rate of 55 sccm, and a substrate temperature of 250 C. The gate insulators were subsequently annealed at 300 C in hydrogen.

The gate metallization (Ti/Au) was then evaporated and defined using a liftoff technique. Finally, source/drain oxide windows were opened and a Au overlayer was evaporated and defined by liftoff.

3. RESULTS

The completed InGaAs MISFETs had a source/drain contact spacing of 5 μm . The length of the gate recess was 1 μm and the gate length was 0.7 μm . The devices had typical source-drain breakdown voltages of 6 - 8 V. The gate-source and gate-drain breakdown voltages were typically greater than 20 V. The device transconductance was typically 70 mS/mm of gate width.

The output power and power-added efficiency as a function of input power (11 - 20 dBm) for a 0.7 μm gate length InGaAs MISFET with a total gate width of 0.2 mm is shown in Figure 1. The measurements were performed at a frequency of 18 GHz using a drain-source bias of 6.8 V and a gate-source bias of -1.8 V. The device saturation current density was about 500 mA/mm of gate width. The linear gain was about 6.2 dB. An output power density of 0.92 W/mm of gate width was obtained with a corresponding power gain and power-added efficiency of 3.2 dB and 29%, respectively, at an input power of 19.5 dBm. The highest power-added efficiency obtained was 32% with a corresponding power gain and output power density of 4.3 dB and 0.86 W/mm, respectively.

Figure 2 shows the output power performance at 20 GHz. The drain-source bias and gate-source bias were 7.0 V and -3.0 V, respectively. The linear gain was about 5.1 dB. An output power density of 0.79 W/mm was obtained with a corresponding power gain and power-added efficiency of 3.0 dB and 23%, respectively, at an

input power of 19 dBm. The highest power-added efficiency obtained was 25% with a corresponding output power density and gain of 0.73 W/mm and 3.7 dB, respectively.

4. SUMMARY

Depletion mode InGaAs MISFETs with submicron gate lengths were fabricated using an epitaxial process. A plasma deposited silicon dioxide gate insulator was used as the gate insulator. At 18 GHz, an output power density of 0.92 W/mm was obtained at an input power of 19.5 dBm. The corresponding gain and power-added efficiency were 3.2 dB and 29%, respectively. The highest power-added efficiency obtained was 32% with a corresponding power gain and output power density of 4.3 dB and 0.86 W/mm, respectively, at an input power of 18 dBm. At 20 GHz, an output power density of 0.79 W/mm was obtained with a corresponding gain and power-added efficiency of 3.0 dB and 23%, respectively. The highest power-added efficiency was 25% at 0.73 W/mm output power density and 4.8 dB gain.

5. ACKNOWLEDGEMENTS

The authors would like to acknowledge the encouragement of this research by Dr. Regis Leonard of NASA - Lewis Research Center and Dr. Ken Sleger of the Naval Research Laboratory. Research supported by NASA - Lewis Research Center. Research performed at the Naval Ocean Systems Center supported by the Office of Naval Technology and the Naval Research Laboratory.

REFERENCES

1. P. D. Gardner et al., "Characteristics of the Low-Temperature-Deposited $\text{SiO}_2\text{-Ga}_{0.43}\text{In}_{0.53}\text{As}$ Metal/Insulator/Semiconductor Interface", *Thin Solid Films*, vol. 117, pp. 173-190, 1984.
2. G. A. Johnson, V. J. Kapoor, L. J. Messick, R. Nguyen, R. A. Stall, and M. A. McKee, "Indium Gallium Arsenide Microwave Power Transistors", *IEEE Trans. Microwave Theory Tech.*, to appear in 1991.
3. P. D. Gardner, D. Bechtle, S. Y. Narayan, S. D. Colvin, and J. P. Paczkowski, "High-efficiency GaInAs microwave MISFET's", *IEEE Electron Device Lett.*, vol. 8, pp. 443-446, 1987.
4. M. Shokrani and V. J. Kapoor, "Silicon Dioxide with Silicon Interfacial Layer for Gate Dielectric in MISFETs on Indium Phosphide", Ion Implantation and Dielectrics for Elemental and Compound Semiconductors, *Proceedings of the Electrochemical Society (Pennington, NJ)*, vol. 90-9, p. 379, 1990.




Figure 1

Output power, power-added-efficiency vs. input power (18 GHz)




Figure 2

Output power, power-added-efficiency vs. input power (20 GHz)